

Tech Info Library

Centris 610 & 650, Quadra 800: Logic Board Design (7/94)

Article Created: 9 February 1993 Article Reviewed/Updated: 28 July 1994
TOPIC
This article describes the Macintosh Centris 610, Macintosh Centris 650, and Macintosh Quadra 800 logic board.
The information in this article relative to the Centris 610 and Centris 650 is also relevant to the Quadra 610 and Quadra 650.
DISCUSSION
The logic board used in the Centris 650 and Quadra 800 are physically the same size as the Quadra 700 motherboard, but contains fewer components.
The Centris 610 logic board is a new design that supports a smaller footprint.
The architecture includes two internal buses: the system bus, and the ${\rm I/O}$ bus, plus the NuBus.
The system bus is connected directly and runs at the same clock rate as the 68040. This high-performance bus attaches directly to the DJMEMC memory/frame buffer controller for maximum performance.
The I/O bus is partially buffered from the system bus and is synchronous to the system bus. The data portion of the I/O bus is 16 bits wide, and includes features such as byte-steering and dynamic bus sizing, which are necessary to maximize compatibility with software and I/O devices also used on the MC68030.
The NuBus allows industry-standard third-party boards to be easily attached.
Article Change History: 28 Jul 1994 - Added reference to Quadra 610 and 650 to aid in searching.
Support Information Services Copyright 1993-94, Apple Computer, Inc.
Keywords: <none></none>

This information is from the Apple Technical Information Library.

19960215 11:05:19.00

Tech Info Library Article Number: 11384